


# **Product Description**

Sirenza Microdevices' **SDM-08060-B1F** 65W power module is a robust, impedance matched, single-stage, push-pull Class AB amplifier module suitable for use as a power amplifier driver or output stage. The power transistors are fabricated using Sirenza's latest, high performance LDMOS process. It is a drop-in, no-tune solution for high power applications requiring high efficiency, excellent linearity, and unit-to-unit repeatability. It is internally matched to 50 ohms.

### **Functional Block Diagram**



Case Flange = Ground

# SDM-08060-B1F SDM-08060-B1FY



869-894 MHz Class AB 65W Power Amplifier Module



### **Product Features**

- Available in RoHS compliant packaging
- 50  $\Omega$  RF impedance
- 65W Output P<sub>1dB</sub>
- Single Supply Operation : Nominally 28V
- High Gain: 17 dB at 880 MHz
- High Efficiency: 46% at 880 MHz
- ESD Protection: JEDEC Class 2 (2000V HBM)

# **Applications**

- Base Station PA driver
- Repeater
- CDMA
- GSM / EDGE

Parameter	Units	Min.	Тур.	Max.
Frequency of Operation	MHz	869	-	894
Output Power at 1dB Compression, 881 MHz	W	60	65	-
Gain at 12W CDMA Output (Single Carrier IS-95), 881MHz	dB	16	17	-
Peak to Peak Gain Variation, 869 - 894MHz	dB	-	0.3	0.5
Drain Efficiency at 60W PEP, 880MHz and 881MHz	%	32	34	-
Drain Efficiency at 60W CW, 880MHz	%		46	-
Input Return Loss 12W CW Output Power, 869 - 894MHz	dB	-	-15	-10
3rd Order IMD Product, 60W PEP, 880MHz and 881MHz	dBc	-	-31	-28
Signal Delay from Pin 3 to Pin 8	nS	-	4.0	-
Deviation from Linear Phase (Peak to Peak)	Deg	-	0.5	-
Thermal Resistance (Junction to Case)	°C/W		1.5	
	Frequency of Operation  Output Power at 1dB Compression, 881 MHz  Gain at 12W CDMA Output (Single Carrier IS-95), 881MHz  Peak to Peak Gain Variation, 869 - 894MHz  Drain Efficiency at 60W PEP, 880MHz and 881MHz  Drain Efficiency at 60W CW, 880MHz  Input Return Loss 12W CW Output Power, 869 - 894MHz  3rd Order IMD Product, 60W PEP, 880MHz and 881MHz  Signal Delay from Pin 3 to Pin 8  Deviation from Linear Phase (Peak to Peak)	Frequency of Operation  Output Power at 1dB Compression, 881 MHz  W  Gain at 12W CDMA Output (Single Carrier IS-95), 881MHz  Peak to Peak Gain Variation, 869 - 894MHz  Drain Efficiency at 60W PEP, 880MHz and 881MHz  Drain Efficiency at 60W CW, 880MHz  Input Return Loss 12W CW Output Power, 869 - 894MHz  3rd Order IMD Product, 60W PEP, 880MHz and 881MHz  Signal Delay from Pin 3 to Pin 8  Deviation from Linear Phase (Peak to Peak)	Frequency of Operation  Output Power at 1dB Compression, 881 MHz  Gain at 12W CDMA Output (Single Carrier IS-95), 881MHz  Peak to Peak Gain Variation, 869 - 894MHz  Drain Efficiency at 60W PEP, 880MHz and 881MHz  Drain Efficiency at 60W CW, 880MHz  Input Return Loss 12W CW Output Power, 869 - 894MHz  3rd Order IMD Product, 60W PEP, 880MHz and 881MHz  Signal Delay from Pin 3 to Pin 8  Deviation from Linear Phase (Peak to Peak)	Frequency of Operation         MHz         869         -           Output Power at 1dB Compression, 881 MHz         W         60         65           Gain at 12W CDMA Output (Single Carrier IS-95), 881MHz         dB         16         17           Peak to Peak Gain Variation, 869 - 894MHz         dB         -         0.3           Drain Efficiency at 60W PEP, 880MHz and 881MHz         %         32         34           Drain Efficiency at 60W CW, 880MHz         %         46           Input Return Loss 12W CW Output Power, 869 - 894MHz         dB         -         -15           3rd Order IMD Product, 60W PEP, 880MHz and 881MHz         dBc         -         -31           Signal Delay from Pin 3 to Pin 8         nS         -         4.0           Deviation from Linear Phase (Peak to Peak)         Deg         -         0.5

### Test Conditions $Z_{in} = Z_{out} = 50\Omega$ , $V_{DD} = 28.0V$ , $I_{DQ1} = I_{DQ2} = 300$ mA. $T_{Flange} = 25$ °C

# **Quality Specifications**

**Key Specifications** 

Parameter	Description	Unit	Typical
ESD Rating	Human Body Model	Volts	2000
MTTF	200°C Channel	Hours	1.2 X 10 <sup>6</sup>

The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or ommisions. Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems. Copyright 2005 Sirenza Microdevices, Inc. All worldwide rights reserved.

303 S. Technology Court,

Phone: (800) SMI-MMIC

Broomfield. CO 80021


1 EDS-104208 Rev F



### **Pin Description**

Pin#	Function	Description	
1	$V_{GS1}$	LDMOS FET Q1 gate bias. V <sub>GSTH</sub> 3.0 to 5.0 VDC. See Notes 2, 3 and 4	
2,4,7,9	Ground	Module Topside ground.	
3	RF Input	Internally DC blocked	
5	$V_{GS2}$	LDMOS FET Q2 gate bias. V <sub>GSTH</sub> 3.0 to 5.0 VDC. See Notes 2, 3 and 4	
6	$V_{D2}$	LDMOS FET Q2 drain bias. See Note 1.	
8	RF Output	Internally DC blocked	
10	$V_{D1}$	LDMOS FET Q1 drain bias. See Note 1.	
Flange	Ground	Baseplate provides electrical ground and a thermal transfer path for the device. Proper mounting assures optimal performance and the highest reliability. See Sirenza applications note AN-054 Detailed Installation Instructions for Power Modules.	

## **Simplified Device Schematic**



Case Flange = Ground

# **Absolute Maximum Ratings**

Parameters	Value	Unit
Drain Voltage (V <sub>DD</sub> )	35	V
RF Input Power	+37	dBm
Load Impedance for Continuous Operation Without Damage	5:1	VSWR
Control (Gate) Voltage, VDD = 0 VDC	15	V
Output Device Channel Temperature	+200	°C
Operating Temperature Range	-20 to +90	°C
Storage Temperature Range	-40 to +100	°C

Operation of this device beyond any one of these limits may cause permanent damage. For reliable continuous operation see typical setup values specified in the table on page one.

#### Note 1:

Internal RF decoupling is included on all bias leads. No additional bypass elements are required, however some applications may require energy storage on the  $V_D$  leads to accommodate modulated signals.

#### Note 2:

Gate voltage must be applied to  $V_{GS}$  leads simultaneously with or after application of drain voltage to prevent potentially destructive oscillations. Bias voltages should never be applied to a module unless it is properly terminated on both input and output.

#### Note 3

The required V $_{GS}$  corresponding to a specific I $_{DQ}$  will vary from module to module and may differ between V $_{GS1}$  and V $_{GS2}$  on the same module by as much as  $\pm 0.10$  volts due to the normal die-to-die variation in threshold voltage. LDMOS transistors.

#### Note 4

The threshold voltage ( $V_{GSTH}$ ) of LDMOS transistors varies with device temperature. External temperature compensation may be required. See Sirenza application notes AN-067 LDMOS Bias Temperature Compensation.

#### Note 5:

This module was designed to have it's leads hand soldered to an adjacent PCB. The maximum soldering iron tip temperature should not exceed 700° F, and the soldering iron tip should not be in direct contact with the lead for longer than 10 seconds. Refer to app note AN054 (www.sirenza.com) for further installation instructions.



**Caution: ESD Sensitive** 

Appropriate precaution in handling, packaging and testing devices must be observed.

Phone: (800) SMI-MMIC




850

860

870

# **Typical Performance Curves**




880


Frequency (MHz)


890

900

910













# **Typical Performance Curves (cont'd)**








Vds (Volts)






#### Note:

Evaluation test fixture information available on Sirenza Website, referred to as SDM-EVAL.



# **Package Outline Drawing**



MODULE WEIGHT = 43gm NOMINAL

NOTES: UNLESS OTHERWISE SPECIFIED

1. INTERPRET DRAWING PER ANSI Y14.5..

2. MEASURE FROM THE BOTTOM OF THE LEADS.

3. DIMENSIONS ARE INCHES[MM].

4. LEAD IDENTIFICATION IS FOR REFERENCE ONLY.

ORIENTATION OF LABEL IS TO BE AS SHOWN.

#### Note

Refer to Application note AN054, "Detailed Installation Instructions for Power Modules" for detailed mounting information.